Creează un cont pentru a te abona la acest blog și a-i urmări articolele pe pagina Lectură.
-
A step-by-step walkthrough of pushing UberDDR3 from 90 MHz to 132 MHz using RTL cleanup and the OpenXC7 open-source FPGA flow.
-
If you’ve been curious about open-source FPGA flows but felt blocked by setup complexity, CaaS makes it simple for you,
-
Read through how UberDDR3 uses GoCD for its CI pipeline: from lint to full hardware build!
-
UberDDR3 now running on Lattice ECP5!
-
UberDDR3, the open-source DDR3 controller, now works with OpenXC7, the open-source FPGA toolchain!
-
UberDDR3 has come a long way!
-
Explore how to integrate XADC with UberDDR3 for thermal management
-
Serial Presence Detect (SPD) reader for UberDDR3
-
Dual rank support is now available!
-
Elaborates on the new self-refresh feature, with testbench simulation and project demonstration
-
Implement Dhrystone Test and Ethernet Echo Server powered by UberDDR3!
-
Learn how to add UberDDR3 into the Vivado IP catalog and integrate with MicroBlaze Block Design.
-
Explore the more advanced in-line ECC implementation on UberDDR3
-
UberDDR3 New Feature Alert: Error Correction Code is now available!
-
UberDDR3 new feature alert: AMBA AXI4 interface is now available!
-
Tutorial on implementing UberDDR3 on actual hardware with an example design demonstration
-
Tutorial on how to run simulations in UberDDR3 and understand how it operates beneath the surface.
-
Introduction to UberDDR3 Project, its current and upcoming features.
-
Welcome to OpenIpHub a place where my journey with digital design and FPGA projects gets shared with you