Înapoi la articole →

Cel mai recent articol

Ultima verificare

Urmăritori 0 urmăritori
Articole: 59
  1. Division in Verilog

    Division is a fundamental arithmetic operation we take for granted.

  2. This guide includes the timings for many standard display modes using analogue VGA, DVI, HDMI, or DisplayPort: 640x480 (VGA), 800x600 (SVGA), 1024x768 (XGA), 1280x720, and 1920x1080 (30 Hz and 60 Hz).

  3. Ad Astra

    This collection of related demos combines some of my earliest FPGA designs from 2018: simple sprites and an animated starfield generated with a linear-feedback shift register.

  4. Sometimes you need more precision than integers can provide, but floating-point computation is not trivial (try reading IEEE 754).

  5. Welcome to Exploring FPGA Graphics.

  6. Hello Arty - Part 2

    Welcome back to our three-part FPGA tutorial with SystemVerilog and the Digilent Arty A7.

  7. Hello Arty - Part 1

    This three-part tutorial provides a quick introduction to FPGA development with SystemVerilog and the Digilent Arty A7 board.

  8. It’s common for a simulation or firmware to need data loading into a memory array, ram, or rom.

  9. In this post, I test common FPGA tools for compatibility with Ubuntu 20.04 (AKA Focal Fossa), and my regular desktop OS: Pop!